Photo 1/1

Galerie
Photo 1/1

Vous en avez un à vendre ?
Sémantique formelle pour Vhdl, couverture rigide par Kloos, Carlos Delgado (EDT); Breuer, ...
134,48 USD
Environ116,06 EUR
État :
Neuf
Livre neuf, n'ayant jamais été lu ni utilisé, en parfait état, sans pages manquantes ni endommagées. Consulter l'annonce du vendeur pour avoir plus de détails.
3 disponibles
Oops! Looks like we're having trouble connecting to our server.
Refresh your browser window to try again.
Livraison :
Gratuit USPS Media MailTM.
Lieu où se trouve l'objet : Jessup, Maryland, États-Unis
Délai de livraison :
Estimé entre le sam. 9 août et le ven. 15 août à 94104
Retours :
Retour sous 14 jours. L'acheteur paie les frais de retour. Si vous utilisez un bordereau d'affranchissement eBay, son coût sera déduit du montant de votre remboursement.
Paiements :
Achetez en toute confiance
Le vendeur assume l'entière responsabilité de cette annonce.
Numéro de l'objet eBay :388736044291
Dernière mise à jour le 02 août 2025 06:25:45 CEST. Afficher toutes les modificationsAfficher toutes les modifications
Caractéristiques de l'objet
- État
- Book Title
- Formal Semantics for Vhdl
- ISBN
- 9780792395522
À propos de ce produit
Product Identifiers
Publisher
Springer
ISBN-10
0792395522
ISBN-13
9780792395522
eBay Product ID (ePID)
910839
Product Key Features
Number of Pages
Xiv, 249 Pages
Language
English
Publication Name
Formal Semantics for Vhdl
Subject
Programming Languages / General, Computer Science, Electronics / Circuits / General, Software Development & Engineering / Systems Analysis & Design, Compilers
Publication Year
1995
Type
Textbook
Subject Area
Computers, Technology & Engineering
Series
The Springer International Series in Engineering and Computer Science Ser.
Format
Hardcover
Dimensions
Item Weight
43 Oz
Item Length
9.3 in
Item Width
6.1 in
Additional Product Features
Intended Audience
Scholarly & Professional
LCCN
94-046912
Dewey Edition
20
Series Volume Number
307
Number of Volumes
1 vol.
Illustrated
Yes
Dewey Decimal
621.39/2
Table Of Content
0 Giving Semantics to VHDL: An Introduction.- 1 VHDL.- 2 Semantics.- 3 A Running Example.- 4 Contents of this book.- 1 A Functional Semantics for Delta-Delay VHDL Based on Focus.- 1 Introduction.- 2 A Motivating Example.- 3 Assumptions.- 4 Formal Semantics for ?-VHDL.- 5 Conclusion.- Appendix A Syntax of ?-VHDL.- 2 A Functional Semantics for Unit-Delay VHDL.- 1 Introduction.- 2 The VHDL Subset.- 3 Functional Semantics.- 4 Summary and Future Work.- Appendix A Auxiliary Function Definitions.- 3 An Operational Semantics for a Subset of VHDL.- 1 Introduction.- 2 Related Research.- 3 Syntax.- 4 Operational Semantics.- 5 Information Organization.- 6 Rules of the Semantics.- 7 Equivalence.- 8 A NAND Gate.- 9 Conclusions.- 4 A Formal Definition of an Abstract VHDL'93 Simulator by EA-Machines.- 1 Introduction.- 2 Related Work.- 3 EA-Machines.- 4 The Formal Model.- 5 Example.- 6 Conclusion & Future Directions.- Appendix A Elaborated Example.- 5 A Formal Model of VHDL Using Coloured Petri Nets.- 1 Introduction.- 2 VHDL Event-Driven Simulation.- 3 The VHDL Execution Model.- 4 Variables, Types and Expressions.- 5 Statements, Subprograms and Processes.- 6 Implementation of a CPN Model Generator.- 7 Conclusions.- 6 A Deterministic Finite-State Model for VHDL.- 1 Introduction.- 2 Generation of the Finite-State Model.- 3 Conclusion.- Appendix A Elaborated Running Example.- Appendix B Utility Functions.- 7 A Flow Graph Semantics of VHDL: A Basis for Hardware Verification with VHDL.- 1 Introduction.- 2 Flow Graph Model.- 3 Semantics of VHDL.- 4 The Example.- 5 Verification.- 6 Conclusion and Future Work.- References.
Synopsis
It is recognized that formal design and verification methods are an important requirement for the attainment of high quality system designs. The field has evolved enormously during the last few years, resulting in the fact that formal design and verification methods are nowadays supported by several tools, both commercial and academic. If different tools and users are to generate and read the same language then it is necessary that the same semantics is assigned by them to all constructs and elements of the language. The current IEEE standard VHDL language reference manual (LRM) tries to define VHDL as well as possible in a descriptive way, explaining the semantics in English. But rigor and clarity are very hard to maintain in a semantics defined in this way, and that has already given rise to many misconceptions and contradictory interpretations. Formal Semantics for VHDL is the first book that puts forward a cohesive set of semantics for the VHDL language. The chapters describe several semantics each based on a different underlying formalism: two of them use Petri nets as target language, and two of them higher order logic. Two use functional concepts, and finally another uses the concept of evolving algebras. Formal Semantics for VHDL is essential reading for researchers in formal methods and can be used as a text for an advanced course on the subject.
LC Classification Number
TK7867-7867.5
Description de l'objet fournie par le vendeur
Informations sur le vendeur professionnel
À propos de ce vendeur
Great Book Prices Store
96,8% d'évaluations positives•1,4 millions objets vendus
Inscrit comme vendeur professionnel
Évaluations du vendeur (385.858)
- c***l (834)- Évaluations laissées par l'acheteur.Dernier moisAchat vérifiéThanks.
- l***i (190)- Évaluations laissées par l'acheteur.Dernier moisAchat vérifiéItem arrived carefully packaged and in great condition.
- 1***p (173)- Évaluations laissées par l'acheteur.Dernier moisAchat vérifiéBook arrived as described, like new Satisfied with price as well