Vous en avez un à vendre ?

Conception de réseau de distribution d'alimentation pour VLSI par Qing K. Zhu (2004, couverture rigide)

mjf977
(45)
Inscrit comme vendeur particulier
En conséquence, les droits des consommateurs découlant de la législation européenne ne s'appliquent pas. La Garantie client eBay continue de s'appliquer pour la plupart des achats.
75,00 USD
Environ64,73 EUR
ou Offre directe
État :
Comme neuf
Livraison :
5,97 USD (environ 5,15 EUR) USPS Media MailTM.
Lieu où se trouve l'objet : Austin, Texas, États-Unis
Délai de livraison :
Estimé entre le mer. 6 août et le lun. 11 août à 94104
Les délais de livraison sont estimés au moyen de notre méthode exclusive basée sur la distance entre l'acheteur et le lieu où se trouve l'objet, le service de livraison sélectionné, l'historique des livraisons du vendeur et d'autres facteurs. Les délais de livraison peuvent varier, notamment pendant les périodes de pointe.
Retours :
Retours refusés.
Paiements :
     Diners Club

Achetez en toute confiance

Garantie client eBay
Obtenez un remboursement si vous ne recevez pas l'objet que vous avez commandé. En savoir plusGarantie client eBay - la page s'ouvre dans une nouvelle fenêtre ou un nouvel onglet
Le vendeur assume l'entière responsabilité de cette annonce.
Numéro de l'objet eBay :125564415092

Caractéristiques de l'objet

État
Comme neuf: Livre qui semble neuf, mais ayant déjà été lu. La couverture ne présente aucune marque ...
Subject
Design
ISBN
9780471657200

À propos de ce produit

Product Identifiers

Publisher
Wiley & Sons, Incorporated, John
ISBN-10
0471657204
ISBN-13
9780471657200
eBay Product ID (ePID)
30222615

Product Key Features

Number of Pages
218 Pages
Publication Name
Power Distribution Network Design for Vlsi
Language
English
Subject
Power Resources / Electrical, Electronics / Circuits / Vlsi & Ulsi, Electronics / General
Publication Year
2004
Type
Textbook
Author
Qing K. Zhu
Subject Area
Technology & Engineering
Format
Hardcover

Dimensions

Item Height
0.7 in
Item Weight
15.9 Oz
Item Length
9.6 in
Item Width
6.4 in

Additional Product Features

Intended Audience
Scholarly & Professional
LCCN
2003-066067
Reviews
"This book is useful for professionals looking to study the power network for Ices." ( IEEE Circuits & Devices , July/August 2006) "...valuable reference for engineers, students, and researchers." ( Computing Reviews.com , June 10, 2004
Dewey Edition
22
Illustrated
Yes
Dewey Decimal
621.39/5
Table Of Content
Preface. 1 Introduction. 1.1 Power Supply Noise. 1.2 Power Network Modeling. 1.3 Modelling of Switching Currents. 1.4 On-Chip Decoupling Capacitance. 1.5 On-Chip Inductance. 1.6 Process Scaling Impacts. 1.7 Summary. 2 Design Perspectives. 2.1 Planning for Communication Chips. 2.2 Planning for Microprocessor Chips. 2.3 IBM CAD Methodology. 2.4 Design for IR Drop. 2.5 Package-Level Methodology. 2.6 Summary. 3 Electromigration. 3.1 Basic Definitions and EM Rules. 3.2 EM Analysis Tool. 3.3 Full-Chip EM Methodology. 3.4 Summary. 4 IR Voltage Drop. 4.1 Causes of IR Drop. 4.2 Overview of IR Analysis. 4.3 Static Analysis Approach. 4.4 Dynamic Analysis Approach. 4.5 Circuit Analysis with IR Drop Impacts. 4.6 Summary. 5 Power Grid Analysis. 5.1 Introduction. 5.2 Executing the Tool. 5.3 Advanced Static Analysis. 5.4 Dynamic Analysis. 5.5 Layout Exploration. 5.6 Summary. 6 Microprocessor Design Examples. 6.1 Intel IA-32 Pentium-III. 6.2 Sun UltraSPARC. 6.3 Hitachi SuperH Microprocessor. 6.4 IBM S/390 Microprocessor. 6.5 Sun SPARC 64b Microprocessor. 6.6 Intel IA-64 Microprocessor. 6.7 Summary. 7 Package and I/O Design for Power Delivery. 7.1 Flip-Chip Package. 7.2 Simultaneous Switching Noise (SSN). 7.3 Case Study of a Microprocessor-Like Chip. 7.4 Power Supply Measurement. 7.5 I/O Pads for Power/Ground Supplies. Glossary. References. Index.
Synopsis
A hands-on troubleshooting guide for VLSI network designers The primary goal in VLSI (very large scale integration) power network design is to provide enough power lines across a chip to reduce voltage drops from the power pads to the center of the chip. Voltage drops caused by the power network s metal lines coupled with transistor switching currents on the chip cause power supply noises that can affect circuit timing and performance, thus providing a constant challenge for designers of high-performance chips. Power Distribution Network Design for VLSI provides detailed information on this critical component of circuit design and physical integration for high-speed chips. A vital tool for professional engineers (especially those involved in the use of commercial tools), as well as graduate students of engineering, the text explains the design issues, guidelines, and CAD tools for the power distribution of the VLSI chip and package, and provides numerous examples for its effective application. Features of the text include: An introduction to power distribution network design Design perspectives, such as power network planning, layout specifications, decoupling capacitance insertion, modeling, and analysis Electromigration phenomena IR drop analysis methodology Commands and user interfaces of the VoltageStorm CAD tool Microprocessor design examples using on-chip power distribution Flip-chip and package design issues Power network measurement techniques from real silicon The author includes several case studies and a glossary of key words and basic terms to help readers understand and integrate basic concepts in VLSI design and power distribution., The common task in a VLSI power network design is to provide enough power lines across a chip to reduce voltage drops. This is a main challenge in high-performance chips as these drops create noise, reducing speed and clarity. This book provides detailed information on the power distribution network design in integrated circuit chips., A hands-on troubleshooting guide for VLSI network designers The primary goal in VLSI (very large scale integration) power network design is to provide enough power lines across a chip to reduce voltage drops from the power pads to the center of the chip. Voltage drops caused by the power network's metal lines coupled with transistor switching currents on the chip cause power supply noises that can affect circuit timing and performance, thus providing a constant challenge for designers of high-performance chips. Power Distribution Network Design for VLSI provides detailed information on this critical component of circuit design and physical integration for high-speed chips. A vital tool for professional engineers (especially those involved in the use of commercial tools), as well as graduate students of engineering, the text explains the design issues, guidelines, and CAD tools for the power distribution of the VLSI chip and package, and provides numerous examples for its effective application. Features of the text include: * An introduction to power distribution network design * Design perspectives, such as power network planning, layout specifications, decoupling capacitance insertion, modeling, and analysis * Electromigration phenomena * IR drop analysis methodology * Commands and user interfaces of the VoltageStorm(TM) CAD tool * Microprocessor design examples using on-chip power distribution * Flip-chip and package design issues * Power network measurement techniques from real silicon The author includes several case studies and a glossary of key words and basic terms to help readers understand and integrate basic concepts in VLSI design and power distribution.
LC Classification Number
TK7874.75Z48 2004

Description de l'objet fournie par le vendeur

À propos de ce vendeur

mjf977

100% d'évaluations positives52 objets vendus

Membre depuis oct. 2012
Inscrit comme vendeur particulierEn conséquence, les droits des consommateurs découlant de la législation européenne ne s'appliquent pas. La Garantie client eBay continue de s'appliquer pour la plupart des achats.
Autres objets du vendeurContacter

Évaluations du vendeur (21)

Toutes les évaluations
Positives
Neutres
Négatives
  • i***4 (1084)- Évaluations laissées par l'acheteur.
    Il y a plus d'un an
    Achat vérifié
    Title was not in hand, had to cancel transaction costing time.
  • r***0 (1490)- Évaluations laissées par l'acheteur.
    Il y a plus d'un an
    Achat vérifié
    Excellant transaction AAAAAAA++++++++
  • r***a (10)- Évaluations laissées par l'acheteur.
    Il y a plus d'un an
    Achat vérifié
    Excellent seller! The book's condition was accurately described and it was shipped promptly.